ABSTRACT:
A modified
circuit of single phase five level cascaded inverter state of art design
topology is discussed. The modified circuit has reduced number of switches and
a comparison of the total harmonic distortion with various pulse width
modulation techniques was carried out. A multicarrier sinusoidal pulse width
modulation approach is used to control the distortion in the inverter. Several
types of multi carrier pulse width modulation techniques have been analyzed in
this paper. For higher modulation index value the Phase Disposition offers the
lowest level of Total harmonic distortion. To validate the objective
MATLAB/Simulink simulation software was used and it has been justified by using
the experimental results.
KEYWORDS:
1.
Sinusoidal pulse width modulation(SPWM)
2.
Cascaded multi level inverter (CMLI)
3.
Total harmonic distortion (THD)
SOFTWARE: MATLAB/SIMULINK
CONCLUSION:
By using state of art design the
proposed converter circuit was designed and the experimental verification of
simulation results was carried out. To remove the harmonics, SPWM was used and
the overall performance of the system was improved. Results obtained show the
successful harmonics elimination. By utilizing the different configuration of
multilevel SPWM techniques the harmonics are reduced significantly. For higher modulation
index value the Phase Disposition offers the lowest level of Total harmonic
distortion.
REFERENCES:
[1] C. Govindaraju1 and K. Baskaran,
“Performance Improvement of Multiphase Multilevel Inverter Using Hybrid Carrier
Based Space Vector Modulation”, International Journal on Electrical
Engineering and Informatics, vol. 2, pp. 137- 149, 2014.
[2] C.Govindaraju and Dr.K.Baskaran,
“Optimized Hybrid Phase Disposition PWM Control Method for Multilevel
Inverter”, International Journal of Recent Trends in Engineering, vol.
1, no. 3, pp129-134, May 2014.
[3] Zhong Du1, Leon M. Tolbert2,3, John
N. Chiasson2, and Burak Özpineci3, “A Cascade Multilevel Inverter Using a
Single DC Source”, Applied Power Electronics Conference and Exposition, APEC
'06. Twenty-First Annual IEEE, pp. 426-430, 2006.
[4] P. Thongprasri,“A 5-Level
Three-Phase Cascaded Hybrid Multilevel Inverter”, International Journal of
Computer and Electrical Engineering, Vol. 3, No. 6, December 2011, pp
789-794.
[5] C.Kiruthika1,T.Ambika,Dr.R.Seyezhai,
“simulation of cascaded multilevel inverter using hybrid pwm technique”, International
Journal of Systems, Algorithms & Applications Volume 1, Issue 1,
December 2011, pp-18-21.
